Digital Implementation of a Single Dynamical Node Reservoir Computer
Alomar, M. L.; Soriano, M. C.; Escalona-Moran, M.; Canals, V.; Fischer, I.; Mirasso, C. R.; Rossello, J. L.
IEEE Transactions on Circuits and Systems II: Express Briefs 62, 977-981 (2015)
IEEE Transactions on Circuits and Systems II: Express Briefs 62, 977-981 (2015)
Minimal hardware implementations of machine-learning techniques have been attracting increasing interest over the last decades. In particular, field-programmable gate array (FPGA) implementations of neural networks (NNs) are among the most appealing ones, given the match between system requirements and FPGA properties, namely, parallelism and adaptation. Here, we present an FPGA implementation of a conceptually simplified version of a recurrent NN based on a single dynamical node subject to delayed feedback. We show that this configuration is capable of successfully performing simple real-time temporal pattern classification and chaotic time-series prediction.
Related research projects
TRIPHOP
Towards brain-inspired efficient photonic information processing
P.I.: Ingo Fischer
Information processing is a major challenge in our information-driven society, and the demand will grow further in the future. Large amounts of data need to be processed in communication networks, but also …
GrupCompetitiu-
Grup Competitiu FESC
P.I.: Ingo Fischer
Grupo muy competitivo de Fisica Experimental de Sistemas Complejos